Consider the following MIPS instructions in a 5-stage pipeline with full forwarding: 1: LW R1, 0(R2) 2: ADD R3, R1, R4 3: SUB R5, R3, R6 How many stall cycles are inserted?